

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

ATTORNEY DOCKET NO.: P0318/LAM1P061

EXPRESS MAIL NUMBER: EM556263602US

DATE OF DEPOSIT September 9, 1997

HEREBY CERTIFY THAT THIS PAPER OR FEE IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE "EXPRESS MAIL POST OFFICE TO ADDRESSEE" SERVICE UNDER 37 CFR 1.10 ON THE DATE INDICATED ABOVE AND IS ADDRESSED TO: THE COMMISSIONER OF PATENTS AND TRADEMARKS, WASHINGTON, DC 20231.

FILED NAME Melissa Van Trease

SIGNED

COMMISSIONER OF PATENTS AND TRADEMARKS

Box Patent Application
Washington, DC 20231

Sir:

Transmitted herewith for filing is the patent application of Inventor(s):

Roger Patrick and Phillip L. Jones

For: **APPARATUS FOR IMPROVING ETCH UNIFORMITY AND METHODS THEREFOR**

This application includes 19 sheets of Specifications and Claims, & 1 sheet(s) of Abstract

Enclosed are also:

- ☒ 04 Sheets of drawings (informal)
- ☒ An Assignment of the invention to:
Lam Research Corporation
- ☒ Assignment Recording Fee of \$40.00 enclosed.
- ☒ Assignment Recordation Form
- ☒ Power of Attorney by Assignee & Exclusion of Inventor Under 37 CFR 1.32
- ☒ Combined Declaration and Power of Attorney for Patent Application
- ☒ Declaration for Patent Application
- ☒ Associate Power of Attorney
- ☒ Preliminary Amendment
- ☒ Verified Statement (Declaration) Claiming Small Entity Status
- ☒ Information Disclosure Statement
- ☐ Other

(Col. 1)

(Col. 2) SMALL ENTITY LARGE ENTITY

FOR:	NO. FILED	NO. EXTRA	RATE	FEE	OR	RATE	FEE
BASIC FEE				\$385	\$	OR \$770	\$770
TOTAL CLAIMS	<u>24</u>	<u>-20 = 04</u>	x11 = \$		OR	x22 = \$88	\$88
INDEP CLAIMS	<u>03</u>	<u>-03 =</u>	x40 = \$		OR	x80 = \$	
[] Multiple Dependent Claim Presented			130 = \$		OR	260 = \$	
*If the difference in Col. 1 is less than zero, enter "0" in Col. 2.			Total	\$	OR	Total	\$858.00

☒ Our Check No. 7953 in the amount of \$898.00 to cover the filing fee and assignment recording fee is enclosed.

☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 08-2120 (Order No. LAM1P061). A copy of this sheet is enclosed.

Respectfully submitted,

Joseph A. Nguyen
Joseph A. Nguyen
Registration No. 37,899

HICKMAN & BEYER
P.O. Box 61059
Palo Alto, California 94306
Telephone: (650) 493-6400

APPARATUS FOR IMPROVING ETCH UNIFORMITY AND METHODS THEREFOR

BY INVENTOR(S)

*Roger Patrick
Phillip L. Jones*

Background of the Invention

The present invention relates to the processing of semiconductor substrates. More particularly, the present invention relates to methods and apparatus for improving etch uniformity while etching a semiconductor substrate in a plasma processing chamber.

In the fabrication of semiconductor integrated circuits (IC) or flat panel displays, a substrate may at times be masked and etched to form desired patterns on the substrate surface. Although different etch techniques exist, plasma enhanced etching in an appropriate plasma processing chamber has been found to be beneficial in improving the etch profile, etch uniformity, etch selectivity, substrate throughput and/or the like.

In plasma enhanced etching, the substrate with one or more layers disposed thereon is first masked using a suitable photoresist technique. By way of example, one such photoresist technique involves the deposition of a photoresist layer atop the layer to be etched, and the patterning of the photoresist layer by exposing the photoresist material in a contact or stepper lithography system. Thereafter, the photoresist material is developed to form a mask to facilitate subsequent etching. The substrate is then introduced into a plasma processing chamber wherein a plasma is struck from an appropriate etchant source gas. The reactive etchant species in the plasma attack areas of the substrate that are unprotected by the mask, leaving behind the desired pattern.

To facilitate discussion, Fig. 1 illustrates a simplified plasma processing system, including a substrate 102 disposed within a plasma processing chamber 104. Substrate 102 is disposed on top of a chuck 106, which may represent either an electrostatic chuck or a chuck having a mechanical clamp to hold substrate 102 in place during etching. Through showerhead 108, an appropriate etchant source gas is released into a plasma region 110 within the plasma processing chamber. The etchant source gas may also be released via a gas ring disposed inside the chamber or via ports built into the walls of the chamber. Application of RF power, using one or more RF power supplies, to electrodes of the plasma processing chamber, e.g., showerhead 108 and/or chuck 106, ignites the etchant source gas, thereby forming a plasma cloud 112 above substrate 102. As discussed earlier, the exposed areas of substrate 102 may then be etched by the reactive species of plasma cloud 112. The etch byproducts are then exhausted away via outlet 126.

It has been found in examining some post-etch substrates that there exists a preferential edge effect, which renders the etch rate nonuniform across the substrate surface. The preferential edge effect shows a nontrivial increase in the etch rate at the substrate edge relative to other regions of the substrate, e.g., the center region. With reference to Fig. 1, for example, the preferential edge effect causes the etch rate in the vicinity of substrate edge 120 to be higher than the etch rate in other regions of the substrate. It is believed that the preferential edge effect may be caused by the existence of a localized reactant depletion region over the center of substrate 102. It is further believed that the density of reactive species decreases in this localized reactant depletion region as the reactive species react with the bulk of the substrate's surface. The reactant depletion is less noticeable at the substrate edge since there is less substrate surface at the edge with which to react. Accordingly, the density of reactive species is believed to be higher at the substrate edge (e.g., substrate edge 120 in Fig. 1). Since the reactant density is higher at the substrate edge relative to the reactant density in the localized reactant depletion region, which tends to exist in the vicinity of the substrate center, a higher etch rate is observed at the substrate edge. It is also believed that there is some back diffusion of reactive species at substrate edge 120. The back diffusion, whose direction is depicted in

Fig. 1 by arrow 130, introduces additional reactive species to the substrate edge, thereby increasing the etch rate at the substrate edge.

Fig. 2 is a highly simplified plot of the etch rates across an 8-inch wafer, showing the preferential edge effect at points 202 and 204 at the substrate edge.

Due to the presence of the localized reactant depletion region about the center of the substrate, the etch rate at point 206 is shown to be slower than the etch rate at the substrate edge (points 202 and 204).

To improve etch uniformity across the substrate, efforts have been made to compensate for the aforementioned preferential edge effect. In one case, reactant source gas is preferentially flowed to the center region of the substrate. By way of example, the injection ports in showerhead 108 may be arranged such that a greater number of injection ports exists over the center region of substrate 102 relative to the substrate edge region. Accordingly, a greater volume of reactant gas is directed toward the center region of substrate 102 (where a localized reactant depletion region tends to develop). In this manner, preferential injection increases the density of reactive species in the region believed to suffer from a localized reactant depletion.

The increase in the density of reactive species over the center region of substrate 102 tends to raise the etch rate in this region. Depending on the design of the showerhead injection port pattern, preferential injection may raise the etch rate over the center region to approach or even exceed that at the substrate edge. By way of example, Fig. 3 depicts a highly simplified plot of the etch rates across a substrate wherein preferential injection is employed to increase the density of reactive species, and concomitantly the etch rate, over the center region of substrate 102. As shown in Fig. 3, the etch rate increases in the vicinity of point 302 due to the increased density of reactive species over the center region of the substrate. The etch rate increases again at points 304 and 306 due to the aforementioned preferential edge effect.

As illustrated in Fig. 3, however, there still exists localized regions of low etch rates, *e.g.*, in the vicinity of points 308 and 310. While preferential injection

may offer some improvement in etch uniformity, the differential in the etch rates across the substrate may still be sufficiently high to render some etch processes unsatisfactory.

In view of the foregoing, there are desired improved techniques for
5 improving etch uniformity while etching a semiconductor substrate in a plasma processing chamber.

Summary of the Invention

The present invention relates, in one embodiment, to a method in a plasma processing chamber for improving etch uniformity while etching a semiconductor substrate. The method includes placing the semiconductor substrate into a sacrificial substrate holder. The sacrificial substrate holder is configured to present a sacrificial etch portion surrounding the semiconductor substrate to a plasma within the plasma processing chamber to permit the plasma to etch a first surface of the semiconductor substrate and a first surface of the sacrificial etch portion simultaneously. The first surface of the sacrificial etch portion is formed of a material capable of being etched by the plasma.

The method further includes positioning the semiconductor substrate and the sacrificial substrate holder into the plasma processing chamber. There is also included striking the plasma from an etchant source gas released into the plasma processing chamber. Additionally, there is included simultaneously etching the first surface of the semiconductor substrate and the first surface of the sacrificial etch portion using the plasma.

In another embodiment, the invention relates to a sacrificial substrate holder for improving etch uniformity while etching a semiconductor substrate in a plasma processing chamber. The sacrificial substrate holder includes a sacrificial etch portion configured to surround the semiconductor substrate. The sacrificial etch portion includes a first surface comprising a material capable of being etched by a plasma configured to etch the semiconductor substrate when the semiconductor substrate and the sacrificial substrate holder are disposed on a chuck within the plasma processing chamber. The first surface of the sacrificial etch portion is substantially parallel to a first surface of the semiconductor substrate when the semiconductor substrate and the sacrificial substrate holder are disposed on the chuck within the plasma processing chamber, thereby permitting the plasma to etch the first surface of the semiconductor substrate and the first surface of the sacrificial etch portion simultaneously.

These and other advantages of the present invention will become apparent upon reading the following detailed descriptions and studying the various figures of the drawings.

466050 " 99692680

Brief Description of the Drawings

The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

Fig. 1 illustrates a simplified plasma processing system to facilitate discussion.

Fig. 2 is a simplified plot of the etch rates across a wafer, showing the preferential edge effect at the substrate edge.

Fig. 3 depicts a simplified plot of the etch rates across the wafer of Fig. 2 wherein preferential injection is employed to alleviate the preferential edge effect.

Fig. 4 illustrates a top view of a sacrificial substrate holder, including a sacrificial etch portion in accordance with one embodiment of the present invention.

Fig. 5 depicts, in accordance with one embodiment of the present invention, a combination sacrificial etch portion/substrate to be disposed in a plasma processing chamber for etching.

Fig. 6 illustrates, in accordance with one aspect of the present invention, the steps involved in improving etch uniformity using the disclosed sacrificial substrate holder.

Detailed Description of the Preferred Embodiments

The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps have not been described in detail in order to not unnecessarily obscure the present invention.

In accordance with one aspect of the present invention, the aforementioned etch rate nonuniformity due to the preferential edge effect is advantageously alleviated by employing a sacrificial substrate holder while etching the semiconductor substrate. The sacrificial substrate holder includes a sacrificial etch portion surrounding the semiconductor substrate, the surface of which is parallel to the surface of the substrate to be etched. Preferably, the surface of the sacrificial etch portion is formed of a material whose etch byproducts is substantially volatile, i.e., the byproduct may be easily evacuated from the plasma processing chamber without leaving much residue.

During etching, the plasma cloud is permitted to extend into the sacrificial etch portion such that preferential edge effect, if any, would increase the etch rate mainly over the sacrificial etch portion. Over the substrate (and possibly over the inner portion of the sacrificial etch portion), the etch rate may therefore remain more uniform.

It is contemplated that the invention disclosed herein may be performed in any plasma processing system. By way of example, it is contemplated that the invention may be practiced in plasma processing chambers adapted for dry etching, reactive ion etching (RIE), magnetically enhanced reactive ion etching (MERIE), electron cyclotron resonance (ECR), or the like. Note that the above is true irrespective of whether the plasma is a high density plasma (e.g., having density

above about 1013/cm³), whether energy to the plasma is delivered through capacitively coupled parallel electrode plates, through ECR microwave plasma sources, or through inductively coupled RF sources such as helicon, helical resonators, and transformer coupled plasma. ECR and TCPTM (transformer coupled plasma) processing systems, among others, are readily available commercially. TCPTM systems are available from, for example, Lam Research Corporation of Fremont, California. In a preferred embodiment, the invention is practiced a member of the 9600TM plasma etcher family from Lam Research Corporation (e.g., a 9600TM, a 9600 SETM or a 9600 PTXTM).

The features and advantages of the present invention may be more fully appreciated with reference to the figures and discussions below. Fig. 4 illustrates a top view of a sacrificial substrate holder, including a sacrificial etch portion 402, which has an inner circumference 404 and an outer circumference 406. Sacrificial etch portion 402 has a surface formed of a material capable of being etched by the same plasma employed to etch the semiconductor substrate. Inside inner circumference 404, there exists a substrate-bearing portion 408, which may represent a depression in or a hollow through the sacrificial substrate holder. During etching, the substrate is disposed within substrate bearing portion 408 and the sacrificial substrate holder, including the substrate disposed therein, is positioned on top of a chuck or the work piece holder in the plasma processing chamber for etching.

Fig. 5 depicts sacrificial etch portion 402 and substrate 102 as they are disposed on top of chuck 106 during etching. Showerhead 502 represents a showerhead having a uniform injection port pattern although, as will be discussed later, showerhead 502 may represent a preferential injection type showerhead if desired. During etching, a plasma cloud 504 is shown covering substrate 102 and preferably extending beyond the edge of sacrificial etch portion 402. The combined surface area of sacrificial etch portion 402 and the substrate appears to the plasma cloud as a larger substrate. Therefore, even if the edge of the combined structure is etched more preferentially, this may have little, if any, effect on the etch uniformity over the substrate. With reference to Fig. 5, the use of sacrificial etch portion 402 renders the etch rate more uniform between dash lines 510 and 512.

Further, any back diffusion of the reactant species would have little, if any, effect on the etch rate over substrate 102. This is because the back diffusion affects primarily the etch rate over the sacrificial etch portion and tends to have little, if any, effect over the etch rate at the edge of substrate 102. As mentioned, the surface or the entire sacrificial etch portion 402 is preferably formed of a material whose etch byproducts is relatively volatile, i.e., whose byproducts can be readily evacuated from the chamber. Accordingly, the etching of the sacrificial etch portion leaves little, if any, contamination or residue in plasma processing chamber 520.

By way of example, a sacrificial etch portion formed of substantially pure aluminum tends to work well for metallization etches (e.g., etching of the aluminum alloy layer on top of substrate 102 using, for example, a chlorine-containing etchant such as Cl_2/BCl_3). It is possible that sacrificial etch portion 402 may be made of the same material as the substrate layer being etched. However, such is not a necessity, and any material capable of being etched away by the plasma cloud while causing relatively little contamination and/or leaving relatively little residue may generally be employed.

In one embodiment, the sacrificial substrate holder is configured such that the top surface of substrate 102 is flushed with the top surface of sacrificial etch portion 402, although this is not an absolute requirement. The sacrificial substrate holder may have the same thickness as substrate 102, in which case the substrate bearing portion is essentially a hollow through the sacrificial substrate holder to permit the backside of the substrate to be in direct contact with the chuck or work piece holder during etching. Alternatively, the sacrificial substrate holder may be formed of a thicker slab of material, whose interior has been scooped out to accommodate substrate 102, in which case the substrate is nested within the sacrificial substrate holder during etching.

Depending on the size of substrate 102, sacrificial etch portion 402 should be sufficiently wide to render the etch over the substrate uniform at the desired uniformity level. However, an unduly wide sacrificial etch portion 402 may introduce too much target etch material into the plasma processing chamber, which may unduly lower the concentration of the reactive species therein, thereby

disadvantageously lowering the overall etch rate and reducing throughput. Conversely, an unduly narrow sacrificial etch portion may be insufficient to compensate for the preferential edge effect to improve the etch uniformity over the substrate.

5 In general, substrate 102 may be of any size and may be circular in shape (e.g., a wafer) or may assume any geometric shape desired (e.g., square or rectangular as in the case of glass panels). The sacrificial etch portion should be appropriately shaped such that the substrate sits snugly inside the sacrificial etch portion irrespective of the specific shape of the substrate.

10 As mentioned earlier, the showerhead within the plasma processing chamber may have its injection ports arranged in any suitable pattern to optimize etch uniformity. In the example of Fig. 5, showerhead 502 has its injection ports arranged in a substantially uniform pattern throughout the lower surface of the showerhead although other injections patterns (e.g., preferential injection pattern)
15 may also be employed. By way of example, the injection ports may be concentrated around the center of the shower head (e.g., within a 1-inch circle) if desired. A particular combination of showerhead injection port pattern/sacrificial etch portion configuration may be empirically determined for a particular etch in a particular plasma processing chamber by one skilled in the art given this disclosure.

20 Fig. 6 illustrates, in accordance with one aspect of the present invention, the steps involved in improving etch uniformity using the disclosed sacrificial substrate holder. In step 602, a sacrificial substrate holder is provided. In step 604, the substrate is placed inside the substrate holder to permit the plasma to etch the sacrificial etch portion of the sacrificial substrate holder and the substrate surface
25 together. In step 606, the sacrificial substrate holder and the substrate are positioned on the work piece holder (e.g., a chuck) within the plasma processing chamber. In step 608, a plasma is struck within the plasma processing chamber from the released etchant source gas to simultaneously etch (step 610) the surface of the semiconductor substrate and the surface of the sacrificial etch portion, thereby
30 improving etch uniformity over the substrate surface.

Example

In one example, an 8-inch wafer having thereon a metallization layer comprising aluminum and about 1% silicon is etched in the aforementioned 9600SE™ plasma processing chamber. The shower head employed for the etch is a
5 preferential center injection type shower head, with the injection ports centered within a 1-inch circle on the head. The sacrificial etch portion is about 0.56 inch wide and is formed of 99.999% pure aluminum. Using the etch recipe of Table 1, improved etch rate uniformity above etches performed without a sacrificial substrate holder is observed.

9600SE™

Chamber Pressure (mTorr)	12
Top Power (W)	350
Bottom Power (W)	132
Flow rate of BCl ₃ (sccm)	75
Flow rate of Cl ₂ (sccm)	75
Helium cooling pressure (Torr)	8
Duration (seconds)	50

TABLE 1

As can be appreciated from the foregoing, the invention advantageously improves etch uniformity across the substrate without requiring time-consuming or expensive etch processes or etch equipment. The use of a sacrificial substrate holder to address the etch uniformity problem makes it possible to retrofit, in a simple and inexpensive manner, existing plasma processing chambers to offer the benefits of the present invention, thereby permitting manufacturers to continue leveraging their investment in existing semiconductor manufacturing equipment. In a nonobvious manner, the invention intentionally introduces an additional consumable structure into the chamber to solve the preferential edge effect problem. This intentional introduction of a consumable structure goes against the current trend in minimizing reactant usage and chamber contamination by reducing the number of consumable structures that can be attacked during the etch.

It has been found that the invention may also, in some cases, be useful in decreasing the amount of polymer deposition on showerhead 502. Polymer deposition occurs during the etch as the photoresist mask is partially eroded and forms polymers within plasma processing chamber 520. On showerhead 502,

polymer deposits preferentially on regions without injection ports. As etch rate
uniformity is improved through the use of sacrificial etch portion 402, the need for
arranging the injection ports in a nonuniform pattern (e.g., to form a preferential
injection pattern) is reduced. Accordingly, the injection port may be more
5 uniformly distributed throughout the lower surface of showerhead 502, thereby
advantageously reduces the areas available for the preferential deposition of
polymer. The result is a cleaner showerhead, which advantageously increases the
interval between required cleanings.

While this invention has been described in terms of several preferred
10 embodiments, there are alterations, permutations, and equivalents which fall within
the scope of this invention. It should also be noted that there are many alternative
ways of implementing the methods and apparatuses of the present invention. It is
therefore intended that the following appended claims be interpreted as including all
such alterations, permutations, and equivalents as fall within the true spirit and
15 scope of the present invention.

CLAIMS

What is claimed is:

- 5 1. In a plasma processing chamber, a method for improving etch
uniformity while etching a semiconductor substrate, comprising:

 placing said semiconductor substrate into a sacrificial substrate holder, said
sacrificial substrate holder being configured to present a sacrificial etch portion
surrounding said semiconductor substrate to a plasma within said plasma processing
10 chamber to permit said plasma to etch a first surface of said semiconductor substrate
and a first surface of said sacrificial etch portion simultaneously, said first surface of
said sacrificial etch portion being formed of a material capable of being etched by
said plasma;

 positioning said semiconductor substrate and said sacrificial substrate holder
15 into said plasma processing chamber;

 striking said plasma from an etchant source gas released into said plasma
processing chamber; and

 simultaneously etching said first surface of said semiconductor substrate and
said first surface of said sacrificial etch portion using said plasma.

20

 2. The method of claim 1 wherein said semiconductor substrate
represents a wafer and wherein said sacrificial etch portion represents a ring
surrounding said wafer.

25 3. The method of claim 1 wherein said sacrificial substrate holder is a
concentric ring surrounding said substrate, a second surface of semiconductor
substrate being in direct contact with a chuck of said plasma processing chamber.

4. The method of claim 1 wherein said etching is a metallization etch, said material comprising aluminum.

5. The method of claim 4 wherein said etchant source gas includes chlorine.

6. The method of claim 5 wherein said plasma processing chamber represents an inductively coupled plasma processing chamber.

7. The method of claim 1 wherein said semiconductor substrate represents a substrate for fabricating integrated circuits (IC's).

8. The method of claim 1 wherein said plasma processing chamber represents an inductively coupled plasma processing chamber.

9. The method of claim 1 wherein said plasma processing chamber represents a transformer coupled plasma processing chamber.

10. The method of claim 1 wherein said material is selected to form substantially volatile byproducts when etched by said plasma within said plasma processing chamber.

11. A sacrificial substrate holder for improving etch uniformity while etching a semiconductor substrate in a plasma processing chamber, comprising:

a sacrificial etch portion configured to surround said semiconductor substrate, said sacrificial etch portion including a first surface comprising a material
5 capable of being etched by a plasma configured to etch said semiconductor substrate when said semiconductor substrate and said sacrificial substrate holder are disposed on a chuck within said plasma processing chamber,

wherein said first surface of said sacrificial etch portion is substantially parallel to a first surface of said semiconductor substrate when said semiconductor
10 substrate and said sacrificial substrate holder are disposed on said chuck within said plasma processing chamber, thereby permitting said plasma to etch said first surface of said semiconductor substrate and said first surface of said sacrificial etch portion simultaneously.

12. The sacrificial substrate holder of claim 11 wherein said
15 semiconductor substrate represents a wafer and wherein said sacrificial etch portion represents a ring surrounding said wafer.

13. The sacrificial substrate holder of claim 11 wherein said sacrificial
20 substrate holder is a ring surrounding said substrate, a second surface of semiconductor substrate being in direct contact with said chuck of said plasma processing chamber.

14. The sacrificial substrate holder of claim 11 wherein said plasma is
25 configured to etch a metallization layer of said semiconductor substrate, said material comprising aluminum.

15. The sacrificial substrate holder of claim 15 wherein said plasma processing chamber represents an inductively coupled plasma processing chamber.

16. The sacrificial substrate holder of claim 11 wherein said semiconductor substrate represents a substrate for fabricating integrated circuits (IC's).

17. The sacrificial substrate holder of claim 11 wherein said plasma processing chamber represents an inductively coupled plasma processing chamber.

18. The sacrificial substrate holder of claim 11 wherein said plasma processing chamber represents a high density plasma processing chamber.

19. The sacrificial substrate holder of claim 11 wherein said material is selected to form substantially volatile byproducts when etched by said plasma within said plasma processing chamber.

20. In a plasma processing chamber, an apparatus for improving etch uniformity while etching a semiconductor substrate, comprising:

sacrificial means surrounding said semiconductor substrate, said sacrificial means being configured to present a surface means of said sacrificial means to a plasma within said plasma processing chamber to permit said plasma to etch a first surface of said semiconductor substrate and said surface means simultaneously when said semiconductor substrate and said sacrificial means are disposed on a chuck in said plasma processing chamber, said surface means comprising a material capable of being etched by said plasma,

wherein said surface means is substantially parallel to said first surface of said semiconductor substrate when said semiconductor substrate and said sacrificial means are disposed on said chuck within said plasma processing chamber.

5 21. The apparatus of claim 20 wherein said plasma is configured to etch a metallization layer of said semiconductor substrate, said material comprising aluminum.

10 22. The apparatus of claim 21 wherein said material comprises substantially pure aluminum.

 23. The apparatus of claim 20 wherein said plasma processing chamber represents an inductively coupled plasma processing chamber.

15 24. The apparatus of claim 20 wherein said material is selected to form substantially volatile byproducts when etched by said plasma within said plasma processing chamber.

APPARATUS FOR IMPROVING ETCH UNIFORMITY AND METHODS THEREFOR

Abstract of the Disclosure

5

A method in a plasma processing chamber for improving etch uniformity while etching a semiconductor substrate. The method includes placing the semiconductor substrate into a sacrificial substrate holder. The sacrificial substrate holder is configured to present a sacrificial etch portion surrounding the
10 semiconductor substrate to a plasma within the plasma processing chamber to permit the plasma to etch a first surface of the semiconductor substrate and a first surface of the sacrificial etch portion simultaneously. The first surface of the sacrificial etch portion is formed of a material capable of being etched by the plasma. The method further includes positioning the semiconductor substrate and
15 the sacrificial substrate holder into the plasma processing chamber. There is also included striking the plasma from an etchant source gas released into the plasma processing chamber. Additionally, there is included simultaneously etching the first surface of the semiconductor substrate and the first surface of the sacrificial etch portion using the plasma.




FIG. 1

(AM1 P061)

Fig. 2





Fig. 3



7PS 5500






Fig. 6



DECLARATION AND POWER OF ATTORNEY FOR ORIGINAL U.S. PATENT APPLICATION

Attorney's Docket No. P0318/LAM1P061

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: APPARATUS FOR IMPROVING ETCH UNIFORMITY AND METHODS THEREFOR, the specification of which,

- (check one) 1. X is attached hereto.
2. _____ was filed on _____ as
U.S. Application Serial No. _____
and was amended on _____.
3. _____ was filed on _____ as
International PCT Application Serial No. _____
and was amended on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, CFR §1.56.

I hereby claim foreign priority benefits under Title 35, United States code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priority Benefits Claimed?
_____	_____	_____	__ Yes __ No
(Appl. No.)	(Country)	(Date Filed- Day/Month/Year)	
_____	_____	_____	__ Yes __ No
(Appl. No.)	(Country)	(Date Filed- Day/Month/Year)	
_____	_____	_____	__ Yes __ No
(Appl. No.)	(Country)	(Date Filed- Day/Month/Year)	

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this applications is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Application(s)		
_____	_____	_____
(Application Serial No.)	(Filing Date)	(Status - patented, pending, abandoned)
_____	_____	_____
(Application Serial No.)	(Filing Date)	(Status - patented, pending, abandoned)

And I hereby appoint the law firm of Hickman Beyer & Weaver, including Paul L. Hickman (Reg. No. 28, 516); Steve D Beyer (Reg. No. 31,234); Jeffrey K. Weaver (Reg. No. 31,314); David P. Lentini (Reg. No. 33,944); Joseph A. Nguyen (Reg. No. 37,899); C. Douglass Thomas (Reg. No. 32,947); Jonathan O. Scott (Reg. No. 39,364); Albert S. Penilla (Reg. No. 39,487); James R. Riegel (Reg. No. 36,651); Brian R. Coleman (Reg. No. 39,145); Thomas A. Jolly (Reg. No. 39,241); Jonathan O. Scott (Reg. No. 39,364); Albert S. Penilla (Reg. No. 39,487); Harmohinder S. Bedi (Reg. No. 39,904); Lee Van Pelt (Reg. No. 38,352); and James E. Austin (Reg. No. 39,489) as my principal attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Send Correspondence To:

Joseph A. Nguyen
HICKMAN BEYER & WEAVER
P.O. BOX 61059
Palo Alto, California 94306

Direct Telephone Calls To:

Joseph A. Nguyen at telephone number (415) 493-6400

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Typewritten Full Name of
Sole or First Inventor:

Roger Patrick

Citizenship: UK

Inventor's signature:

Date of Signature: 9/4/97

Residence: (City)

Mountain View

(State/Country) CA

Post Office Address:

102 Whit's Road, Mountain View, CA 94040

Full Name of Second Joint
Inventor (if any):

Phillip L. Jones

Citizenship: USA

Inventor's signature:

Date of Signature: 9/4/97

Residence: (City)

Fremont

(State/Country) CA

Post Office Address:

150 Quinault Way, Fremont, CA 94539